

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**





(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 1 020 900 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
19.07.2000 Bulletin 2000/29

(51) Int. Cl.<sup>7</sup>: H01L 21/20, H01L 21/265,  
H01L 21/04, H01L 29/12

(21) Application number: 00100592.5

(22) Date of filing: 12.01.2000

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

- Kubo, Minoru  
Nabari-shi, Mie 518-0641 (JP)
- Ohnaka, Kiyoshi  
Sakai-shi, Osaka 590-0151 (JP)
- Asai, Akira  
Osaka-shi, Osaka 543-0001 (JP)
- Katayama, Koji  
Nara-shi, Nara 631-0817 (JP)

(30) Priority: 14.01.1999 JP 764199

(71) Applicant:  
Matsushita Electric Industrial Co., Ltd.  
Kadoma-shi, Osaka 571-8501 (JP)


(74) Representative:  
Grünecker, Kinkeldey,  
Stockmair & Schwanhäusser  
Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)

(72) Inventors:  
• Yuki, Koichiro  
Neyagawa-shi, Osaka 572-0085 (JP)  
• Saitoh, Tohru  
Settsu-shi, Osaka 566-0065 (JP)

## (54) Semiconductor device and method for fabricating the same

(57) An  $\text{Si}_{1-y}\text{Ge}_y$  layer (where  $0 < y < 1$ ), an Si layer containing C, a gate insulating film and a gate electrode are formed in this order on a semiconductor substrate. An Si/SiGe heterojunction is formed between the Si and  $\text{Si}_{1-y}\text{Ge}_y$  layers. Since C is contained in the Si layer, movement, diffusion and segregation of Ge atoms in the  $\text{Si}_{1-y}\text{Ge}_y$  layer can be suppressed. As a result, the Si/ $\text{Si}_{1-y}\text{Ge}_y$  interface can have its structural disorder eased and can be kept definite and planar. Thus, the

mobility of carriers moving along the interface in the channel can be increased. That is to say, the thermal budget of the semiconductor device during annealing can be improved. Also, by grading the concentration profile of C, the diffusion of C into the gate insulating film can be suppressed and decline in reliability can be prevented.



## Description

## BACKGROUND OF THE INVENTION

[0001] The present invention relates to a semiconductor device functioning as a field effect transistor including a heterojunction and a method for fabricating the same.

[0002] Radio frequency (RF) semiconductor devices have heretofore been fabricated using a substrate made of a compound semiconductor like GaAs. Recently, however, technology of fabricating RF semiconductor devices using a novel mixed crystal semiconductor, which is much more compatible with a silicon process, has been researched and developed. Among other compounds, silicon germanium, which is expressed by a chemical formula  $\text{Si}_{1-x}\text{Ge}_x$  (where  $x$  is a mole fraction of Ge), is highly compatible with a silicon process in view of the fabrication technology applicable thereto. Thus, if  $\text{Si}_{1-x}\text{Ge}_x$  is used, then it is possible to take full advantage of richly cultivated silicon processing technology. In addition, SiGe and silicon (Si) together form a heterojunction therebetween. Thus, by utilizing the variability of its composition  $\text{Si}_{1-x}\text{Ge}_x$  (where  $0 < x < 1$ ) and the strain caused around the heterojunction, any device can be designed freely. Furthermore, carriers can move at a higher mobility in an SiGe layer than in an Si layer. Accordingly, a semiconductor device including an SiGe layer can operate faster with reduced noise. Paying special attention to the advantages of SiGe such as these, bipolar transistors and field effect transistors with an Si/SiGe heterojunction have been proposed, modeled and used practically.

[0003] For example, Solomon et al. of IBM Corp. proposed a heterojunction MOS transistor (HMOS transistor) including an SiGe layer as disclosed in Japanese Laid-Open Publication No. 3-3366. In this specification, the HMOS transistor of Solomon et al. will be labeled as first prior art example for convenience sake.

[0004] Figure 13(a) is a cross-sectional view illustrating a structure of such an HMOS transistor according to the first prior art example. Figure 13(b) is a cross-sectional view illustrating the region R50a shown in Figure 13(a). Figure 13(c) is a cross-sectional view illustrating movement, diffusion and segregation of Ge atoms after the HMOS transistor of the first prior art example, including a thin Si cap layer, has been annealed. And Figure 13(d) is a cross-sectional view illustrating movement, diffusion and segregation of Ge atoms after the HMOS transistor of the first prior art example, including a thick Si cap layer, has been annealed. Only the region R50b shown in Figure 13(b) is illustrated in Figures 13(c) and 13(d).

[0005] As shown in Figure 13(a), the HMOS transistor includes: Si substrate 501; p<sup>+</sup>-type polysilicon gate electrode 516;  $\text{SiO}_2$  layer 517; intrinsic (i-)  $\text{Si}_{1-y}\text{Ge}_y$  layer 519 (where  $y$  is a mole fraction of Ge); i-Si cap layer 542; source contact 551 connected to a source

region 553; and drain contact 552 connected to a drain region 554. In Figure 13(a), the  $\text{SiO}_2/\text{Si}$  and  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interfaces are identified by the reference numerals 535 and 536, respectively.

[0006] The HMOS transistor shown in Figures 13(a) through 13(c) is a p-channel MOS transistor. The source/drain regions 553 and 554 and the gate electrode 516 thereof are in similar shapes to those of an ordinary Si MOS transistor. But the p-channel is formed within  $\text{Si}_{1-y}\text{Ge}_y$  layer 519 to further increase the conductivity thereof. The atomic radius of Ge atoms 506 is greater than that of Si atoms. Thus, the i- $\text{Si}_{1-y}\text{Ge}_y$  layer 519 receives a compressive strain because there is a lattice misfit between the i- $\text{Si}_{1-y}\text{Ge}_y$  layer 519 and the Si substrate 501. Generally speaking, a phenomenon relaxing compressive strain is likely to occur during an epitaxy. Thus, it is not easy to stack the Si and SiGe layers consecutively while maintaining the crystallinity thereof. However, if the i- $\text{Si}_{1-y}\text{Ge}_y$  layer 519 is deposited to a critical thickness thereof or less, then no dislocations, which ordinarily relax the strain, are brought about near the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536. As a result, these layers 519 and 542 can be stacked one upon the other in an equilibrium state with the crystallinity thereof maintained. In general, strain changes a band structure and the carrier mobility of holes. In an  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  heterojunction device, however, if the Ge mole fraction  $y$  is adjusted within such a range as not causing the dislocations, then the band offset around the interface can be optimized thanks to the compressive strain and the mobility of holes can be increased. That is to say, as shown in Figure 13(b), the holes can be confined in a heterobarrier by utilizing the offset at the valence band in the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  heterojunction device. Accordingly, the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  heterojunction device is applicable as a heterojunction PMOSFET. When a negative voltage is applied to the gate electrode 516, the polarity of the regions surrounding the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536 is inverted, thus forming a p-channel, where positive carriers (holes) are confined, along the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536. As a result, those carriers travel at a high velocity from the source region 553 toward the drain region 554. In this case, if the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536 is planar, then the p-channel is formed along the planar  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536, and therefore, the carriers can move at an even higher velocity.

[0007] As can be seen, a field effect transistor using SiGe can operate faster than a field effect transistor using Si.

[0008] Ismail proposed a heterojunction CMOS transistor in 1995 IEEE IEDEM Tech. Dig. 509 (see also M. A. Armstrong, D. A. Antoniadis, A. Sadek, K. Ismail and F. Stern, 1995 IEEE IEDEM Tech. Dig. 761 and Japanese Laid-Open Publication No. 7-321222). In this specification, this HCMOS transistor will be labeled as second prior art example for convenience sake.

[0009] Figure 14(a) is a cross-sectional view illustrating a semiconductor device according to the second

prior art example. Figure 14(b) illustrates a vertical cross section of a region including gate electrode, gate insulating film and channel in the PMOS 530 or NMOS transistor 531 shown in Figure 14(a). On the left-hand side of Figure 14(b), shown is a valence band corresponding to a negative gate bias voltage applied. On the right-hand side of Figure 14(b), shown is a conduction band corresponding to a positive gate bias voltage applied. Figure 14(c) is a cross-sectional view of the region R60b shown in Figure 14(b) illustrating movement and segregation of Ge atoms after the HCMOS transistor of the second prior art example has been annealed. As shown in Figure 14(a), the HCMOS transistor includes Si substrate 501, PMOSFET 530, NMOSFET 531, n-well 532 and shallow trench isolation (STI) region 534. As shown in Figure 14(b),  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer 523,  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 521,  $\delta$ -doped layer 522,  $\text{i-Si}$  layer 520,  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 519,  $\text{i-Si}$  layer 518,  $\text{SiO}_2$  layer 517 and polysilicon gate electrode 516 are stacked in this order. In Figure 14(b), first, second and third interfaces are identified by the reference numerals 537, 538 and 539, respectively.

[0010] In the example illustrated in Figure 14(a), an HCMOS device is made up of n- and p-channel field effect transistors each including the  $\text{Si}_{1-y}\text{Ge}_y$  layer 519. According to this prior art example, superior conductivity is attainable compared to a homojunction transistor formed on an Si substrate. In addition, since the n- and p-channel MOS transistors are formed using a common multilayer structure, the fabrication process thereof is simpler.

[0011] As shown in Figure 14(b), strain can be relaxed by the  $\text{Si}_{1-x}\text{Ge}_x$  buffer layer 523, on which the  $\text{i-Si}_{1-x}\text{Ge}_x$  (where  $x = 0.3$ ) spacer layer 521 is formed. The  $\delta$ -doped layer 522 for supplying carriers to the n-channel is defined within the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 521. The  $\text{i-Si}$  layer 520 to which a tensile strain is applied, the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 519 of which the strain has been relaxed, and the  $\text{i-Si}$  cap layer 518 to which a tensile strain is applied, are stacked one upon the other on the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 521. On the  $\text{i-Si}$  cap layer 518, the  $\text{SiO}_2$  layer 517 as the gate oxide film and the gate electrode 516 are formed in this order.

[0012] On the left-hand side of Figure 14(b), shown is a valence band appearing when a negative gate bias voltage is applied to the multi-layered transistor shown in the center of Figure 14(b) to make the transistor operate as PMOSFET. On the right-hand side of Figure 14(b), shown is a conduction band appearing when a positive gate bias voltage is applied to the multi-layered transistor to make the transistor operate as NMOSFET. That is to say, one of the transistors can operate as PMOSFET and the other as NMOSFET by using the same multilayer structure.

[0013] To make the portion shown in the center of Figure 14(b) operate as PMOSFET, holes are confined in the p-channel by utilizing the offset at the valence band in the first interface 537 between the  $\text{i-Si}_{1-y}\text{Ge}_y$

layer 519 and  $\text{i-Si}$  cap layer 518. And a negative gate bias voltage is applied to the gate electrode 516, thereby making the holes move. In this case, if the magnitude of the strain is adjusted by changing the Ge mole fraction  $y$  in the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 519, then the band offset in the first interface 537 is controllable. The conductivity of the holes in the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 519, to which the compressive strain is applied, is higher than that of the holes in the Si layer. Thus, excellent PMOS performance is attainable.

[0014] To make the portion shown in the center of Figure 14(b) operate as NMOSFET, electrons are confined in the n-channel by utilizing the offset at the conduction band in the third interface 539 between the  $\text{i-Si}$  layer 520 and  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 521. And a positive gate bias voltage is applied to the gate electrode 516, thereby making the electrons move. Unlike the PMOSFET, the n-channel is formed within the Si layer 520. However, the  $\text{i-Si}$  layer 520 is receiving a tensile strain because there is a lattice misfit between the  $\text{i-Si}$  layer 520 and  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 521. Accordingly, the band degeneracy of the electrons has been eliminated and the conductivity of the electrons is higher than that of electrons located within a normal channel in the Si layer. In this case, if the magnitude of the strain is adjusted in the same way as the PMOSFET, then the band offset is also controllable.

[0015] As can be seen, in the semiconductor device according to the second prior art example where the Si/SiGe heterojunctions are formed, the same multilayer structure shown in the center of Figure 14(b) can be selectively used as NMOSFET or PMOSFET by changing the direction of the gate bias voltage. Accordingly, an HCMOS device with excellent conductivity can be obtained through relatively simple process steps if a single multilayer structure is separated and isolated via the STI to define separate source/drain regions and gate electrode.

[0016] However, the devices according to the first and second prior art examples have the following drawbacks.

[0017] In the field effect transistors such as the MOSFET according to the first prior art example, carriers travel along the inversion region around the Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 536. Thus, the interface states greatly affect the mobility of the carriers, and the operating speed of the device. That is to say, to make the device operate at high speeds, the structure of the Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 536 should not be out of order, i.e., the interface thereof should be definitely defined and planar without any fluctuations or unevenness.

[0018] However, it is difficult for the device using the Si/Si<sub>1-y</sub>Ge<sub>y</sub> heterojunction to maintain the definitely defined, planar interface because of the following reasons.

[0019] For example, when the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 519 and  $\text{i-Si}$  cap layer 542 are stacked consecutively as shown in Figure 13(b), then interdiffusion is caused

between Si atoms (not shown) in the i-Si cap layer 542 and Ge atoms 506 in the  $i\text{-Si}_{1-y}\text{Ge}_y$  layer 519. As a result, the structure of the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536 becomes out of order and the boundary between the  $i\text{-Si}_{1-y}\text{Ge}_y$  layer 519 and i-Si cap layer 542 cannot be located definitely anymore. In Figure 13(b), the  $i\text{-Si}_{1-y}\text{Ge}_y$  layer 519 and i-Si cap layer 542 are illustrated as being clearly divided layers for the illustrative purposes only. Actually, though, the boundary between these layers 519 and 542, i.e., the interface 536, is not so definite as the illustrated one.

[0020] In a fabrication process of a semiconductor device such as a field effect transistor, just after dopants have been introduced by ion implantation, for example, to define p- and n-type doped regions, those dopants are not located at crystal lattice sites. Thus, to make these dopants act as donors or acceptors, annealing is conducted at an elevated temperature, thereby activating the dopants. In this case, annealing is carried out at a temperature as high as about 900°C. Thus, the Ge atoms 506 in the  $i\text{-Si}_{1-y}\text{Ge}_y$  layer 519 move and diffuse particularly actively.

[0021] Figures 13(c) and 13(d) are cross-sectional views illustrating post-annealing states of the region R50b shown in Figure 13(b) where the thicknesses of the i-Si cap layer 542 are relatively small and large, respectively. As a result of annealing, the Ge atoms 506 move and diffuse to cause segregation or lattice defects and the definiteness and planarity of the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536 are lost as disclosed by F. K. LeGoues, S. S. Iyer, K. N. Tu and S. L. Delage in Mat. Res. Soc. Symp. Proc., Vol. 103, 185 (1988). As also described in this document, the movement, diffusion and segregation of the Ge atoms are particularly noticeable in an SiGe layer to which some strain is applied.

[0022] According to the first and second prior art examples, the  $\text{SiO}_2$  layer 517 is formed as the gate oxide film by thermal oxidation. However, during the thermal oxidation, the Ge atoms are segregated at the  $\text{Si}/\text{SiO}_2$  interface 535 and increase the oxidation rate as disclosed by G. L. Patton, S. S. Iyer, S. L. Delage, E. Ganin and R. C. McIntosh in Mat. Res. Soc. Symp. Proc., Vol. 102, 295 (1988). Such a phenomenon is believed to cause various adverse effects. For example, the interface level of the  $\text{Si}/\text{SiO}_2$  interface 535 rises, thus adversely affecting the mobility of carriers moving in the p-channel. The concentration distribution of Ge atoms might deviate from a desired one. And since the oxidation rate increases, it might become difficult to form a thin gate oxide film.

[0023] Thus, if the thickness of the i-Si cap layer 542 is set larger than the diffusion length of the Ge atoms as shown in Figure 13(d), it might be possible to prevent the carrier mobility from being adversely affected by the structural disorder of the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536. In such a case, however, a potential difference is also applied to the i-Si cap layer 542. Accordingly, the driving power of the transistor might possibly

decrease. Also, since a parasitic channel is formed near the  $\text{Si}/\text{SiO}_2$  interface 535 as shown in Figure 13(d), the carriers might deviate from the intended path and the mobility thereof might decrease as a result. In addition, the structural disorder of the  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interface 536 and the lattice defects such as dislocations resulting from the annealing process are still left as they are.

[0024] Some countermeasures have been taken to solve such problems. For example, the annealing temperature could be lowered to a certain degree if the  $i\text{-Si}_{1-y}\text{Ge}_y$  layer 519 and i-Si cap layer 542 are grown epitaxially after the dopant ions have been implanted into the Si substrate 501 to define source/drain regions and then activated through annealing. In such a case, however, the ion-implanted regions and the gate electrode 516 cannot be self-aligned with each other, thus increasing the number of process steps. In addition, the dopant profile and gate alignment accuracy deteriorates due to the mask-to-mask placement error involved with a photolithographic process.

[0025] The drawbacks of the first prior art example have been specified above. It is clear that the same statement is true of the second prior art example, because structural disorder is also brought about in the first and second  $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$  interfaces 537, 538 and in the third  $\text{Si}/\text{Si}_{1-x}\text{Ge}_x$  interface 539.

## SUMMARY OF THE INVENTION

[0026] An object of the present invention is providing a semiconductor device including an  $\text{Si}/\text{SiGe}$  heterojunction, for example, with its thermal budget increased by enhancing the interfacial structure, or by getting the definiteness and planarity thereof maintained even if annealing is conducted thereon, and a method for fabricating such a device.

[0027] A semiconductor device according to the present invention includes: a semiconductor substrate; a first semiconductor layer, which is formed within the semiconductor substrate and is made of mixed crystals of multiple elements; and a second semiconductor layer, which is formed within the semiconductor substrate to be in contact with the first semiconductor layer and contains an inhibitor for suppressing movement of at least one of the constituent elements of the first semiconductor layer. The semiconductor device functions as a device using a heterojunction formed between the first and second semiconductor layers.

[0028] In the inventive semiconductor device, the movement of mixed crystal element through the interface between the first and second semiconductor layer can be suppressed. Thus, even after annealing has been carried out, the quality of the mixed crystals can be kept good, the structural disorder of the interface between the first and second semiconductor layers can be suppressed and the interface can be kept relatively definite and planar. That is to say, the mobility of the carriers moving along the interface can be kept high, thus

obtaining a semiconductor device with an increased thermal budget.

[0029] In one embodiment of the present invention, where the first and second semiconductor layers are made of  $\text{Si}_{1-y}\text{Ge}_y$  (where  $0 < y < 1$ ) and Si, respectively, the inhibitor is preferably C (carbon).

[0030] In this particular embodiment, the concentration of C is preferably 1% or less to keep the band structure of the Si layer appropriate.

[0031] In an embodiment where the Si layer is located closer to the surface of the semiconductor substrate than the  $\text{Si}_{1-y}\text{Ge}_y$  layer is, a concentration of C in the Si layer preferably has such a profile as decreasing from the  $\text{Si}_{1-y}\text{Ge}_y$  layer toward the surface of the semiconductor substrate. In such a case, it is possible to suppress C from being diffused or segregated around the surface of the semiconductor substrate. Thus, decline in reliability, which usually results from the mixture of C into the gate insulating film, is avoidable effectively.

[0032] In another embodiment, the  $\text{Si}_{1-y}\text{Ge}_y$  layer may have a thickness equal to or smaller than its critical thickness, and receive a compressive strain. In such an embodiment, the mobility of carriers moving through the channel can be further increased. At the same time, the movement of Ge atoms, which is usually brought about with a strain applied, can still be suppressed through this action.

[0033] In still another embodiment, the semiconductor device of the present invention may be a field effect transistor further including: a gate electrode formed on the semiconductor substrate; and a channel formed in the Si layer under the gate electrode.

[0034] In this particular embodiment, the device may further include a gate insulating film interposed between the gate electrode and the Si layer.

[0035] More particularly, the device may further include an intrinsic Si layer interposed between the Si layer and the gate insulating film.

[0036] In still another embodiment, the Si layer may be located closer to the surface of the semiconductor substrate than the  $\text{Si}_{1-y}\text{Ge}_y$  layer is. In such an embodiment, the device may further include: a second Si layer, which is formed under the  $\text{Si}_{1-y}\text{Ge}_y$  layer and contains C; an  $\text{Si}_{1-x}\text{Ge}_x$  layer formed under the second Si layer, where  $0 < x < 1$ ; and a  $\delta$ -doped layer, which is formed within the  $\text{Si}_{1-x}\text{Ge}_x$  layer in a region closer to the second Si layer and contains a high-concentration carrier dopant. In this particular embodiment, the semiconductor device of the present invention is implementable as a CMOS device including p- and n-channel field effect transistors. The p-channel field effect transistor includes a gate electrode and a p-channel. The gate electrode is formed on the semiconductor substrate, while the p-channel is defined in the  $\text{Si}_{1-x}\text{Ge}_x$  layer under the gate electrode. The n-channel field effect transistor includes a gate electrode and an n-channel. The gate electrode is also formed on the semiconductor substrate, while

the n-channel is formed in the Si layer under the gate electrode.

[0037] That is to say, the same multilayer structure can be used as active region for both the n- and p-channel field effect transistors. Thus, a CMOS device including a heterojunction can be fabricated with the number of process steps reduced.

[0038] In this particular embodiment, the Si and second Si layers preferably receive a tensile strain, while a strain applied to the  $\text{Si}_{1-x}\text{Ge}_x$  layer has preferably been relaxed.

[0039] As an alternative, the device may further include gate insulating films formed between the gate electrodes of the p- and n-channel field effect transistors and the Si layer, respectively. In such an embodiment, a concentration of C in the Si layer preferably has such a profile as decreasing from the  $\text{Si}_{1-y}\text{Ge}_y$  layer toward the surface of the semiconductor substrate.

[0040] In still another embodiment, a concentration of C in the second Si layer preferably has such a profile as decreasing from the  $\text{Si}_{1-x}\text{Ge}_x$  layer toward the  $\text{Si}_{1-y}\text{Ge}_y$  layer. In such a case, a change of band structure in accordance with the concentration variation of C can be taken advantage of. As a result, only the threshold voltage of the n-channel field effect transistor can be regulated at an appropriate value without affecting the characteristics of the p-channel field effect transistor at all.

[0041] In another alternate embodiment, a content of Ge in the  $\text{Si}_{1-y}\text{Ge}_y$  layer may increase from the second Si layer toward the Si layer. In such an embodiment, only the threshold voltage of the p-channel field effect transistor can be regulated at an appropriate value without affecting the characteristics of the n-channel field effect transistor at all.

[0042] A first exemplary method for fabricating a semiconductor device according to the present invention includes the steps of: a) forming a first semiconductor layer, which is made of mixed crystals of multiple elements, on a substrate; b) forming a second semiconductor layer on the first semiconductor layer; and c) doping the first and second semiconductor layers with an inhibitor by implanting ions of the inhibitor thereto. The inhibitor suppresses movement of at least one of the constituent elements of the first semiconductor layer. The step c) is performed after the step b) has been performed. The semiconductor device functions as a device using a heterojunction formed between the first and second semiconductor layers.

[0043] According to this method, even if the device is subsequently annealed, the movement of mixed crystal elements is still suppressible. Accordingly, the structural disorder of the interface between the first and second semiconductor layers can be relieved, thus increasing the mobility of carriers moving through the channel of the semiconductor device.

[0044] In one embodiment where the first and second semiconductor layers are made of  $\text{Si}_{1-y}\text{Ge}_y$  (where

0<y<1) and Si, respectively, the inhibitor is preferably C. [0045] In this particular embodiment, the method may further include the steps of: forming an intrinsic Si layer on the Si layer after the step b) has been performed and before the step c) is performed; and forming an oxide film substantially reaching the Si layer by oxidizing the intrinsic Si layer after the step c) has been performed. In this manner, the oxide film can be formed as the gate insulating film while suppressing the movement of Ge atoms in the  $\text{Si}_{1-y}\text{Ge}_y$  layer.

[0046] A second exemplary method for fabricating a semiconductor device includes the steps of: a) forming a first semiconductor layer, which is made of mixed crystals of multiple elements, on a substrate; and b) forming a second semiconductor layer, which contains an inhibitor, on the first semiconductor layer such that the concentration of the inhibitor in the second semiconductor layer decreases upward. The inhibitor suppresses movement of at least one of the constituent elements of the first semiconductor layer. The semiconductor device functions as a device using a heterojunction formed between the first and second semiconductor layers.

[0047] According to this method, the structural disorder of the interface between the first and second semiconductor layers can be suppressed, while preventing the reliability of the semiconductor device from declining due to the diffusion of the inhibitor toward the surface of the substrate.

[0048] In one embodiment of the present invention, CVD, UHV-CVD or MBE process may be performed in the step b).

## BRIEF DESCRIPTION OF THE DRAWINGS

[0049]

Figure 1(a) illustrates results of an X-ray diffraction (XRD) analysis of  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice; and Figure 1(b) explains peaks resulting from basic diffraction and satellite peaks as represented by the XRD spectra.

Figure 2 illustrates, on a larger scale, portions of the XRD spectra shown in Figure 1(a) around peaks (0) representing basic diffraction.

Figure 3 illustrates concentrations of Ge in respective superlattice samples used for the experiment.

Figure 4 is a cross-sectional view illustrating the structure of a sample prepared for the XRD analysis.

Figures 5(a) and 5(b) illustrate how the interfacial structure changes through annealing for a sample not doped with C and a sample doped with C, respectively.

Figure 6(a) is a cross-sectional view illustrating a structure of an HMOS transistor according to a first embodiment of the present invention; and

Figure 6(b) is a cross-sectional view illustrating a

structure of a region shown in Figure 6(a).

Figures 7(a) through 7(d) are cross-sectional views illustrating respective process steps for fabricating the semiconductor device according to the first embodiment.

Figure 8 is a cross-sectional view illustrating part of a semiconductor device according to a second embodiment of the present invention.

Figure 9(a) and 9(b) are cross-sectional views illustrating part of a semiconductor device fabrication process according to the second embodiment.

Figure 10 is a cross-sectional view illustrating part of a semiconductor device according to a third embodiment of the present invention.

Figure 11 is a cross-sectional view illustrating part of a semiconductor device according to a fourth embodiment of the present invention.

Figures 12(a) and 12(b) respectively illustrate how to regulate the threshold voltages of PMOSFET and NMOSFET according to the fourth embodiment.

Figure 13(a) is a cross-sectional view illustrating a structure of an HMOS transistor according to a first prior art example;

Figure 13(b) is a cross-sectional view illustrating a region of the transistor shown in Figure 13(a);

Figure 13(c) is a cross-sectional view illustrating movement, diffusion and segregation of Ge atoms after the transistor including a thin Si cap layer has been annealed; and

Figure 13(d) is a cross-sectional view illustrating movement, diffusion and segregation of Ge atoms after the transistor including a thick Si cap layer has been annealed.

Figure 14(a) is a cross-sectional view illustrating a semiconductor device according to a second prior art example;

Figure 14(b) is a cross-sectional view illustrating a region including gate electrode, gate insulating film and channel of the PMOSFET or NMOSFET shown in Figure 14(a); and

Figure 14(c) is a cross-sectional view illustrating movement and segregation of Ge atoms after the transistor shown in Figure 14(a) has been annealed.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

### Results of Fundamental Experiments

[0050] First, results of experiments carried out by the present inventors to observe how C ions implanted inhibit the movement of Ge atoms in SiGe will be described.

[0051] Figure 1(a) illustrates respective thermal budgets of  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice samples including or not including C based on the results of an X-ray dif-



fraction (XRD) analysis. Figure 1(b) explains peaks resulting from basic diffraction and satellite peaks as represented by the XRD spectra. In Figure 1(a), the XRD spectrum of an  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice sample that was epitaxially grown and then subjected to neither ion implantation nor annealing is identified by SX as-grown. The XRD spectrum of an  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice sample that was epitaxially grown, implanted with C ions and then subjected to rapid thermal annealing (RTA) is identified by SX C+impla. And the XRD spectrum of an  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice sample that was epitaxially grown and then just annealed, not implanted with C ions, is identified by SX non-impla. In Figure 1(a), the axis of ordinates represents the intensity of X-rays by the arbitrary unit, while the axis of abscissas represents the relative X-ray incidence angle by the second. Figure 1(b) illustrates peaks (0) resulting from the basic diffraction where  $\theta$  meeting the Bragg equation  $2d\sin\theta=n\lambda$  satisfies the 0<sup>th</sup>-order condition, and satellite peaks (... , -3, -2, -1, 1, 2, 3, ...) where  $\theta$  satisfies higher-order conditions. According to this XRD analysis, the crystallinity of a material can be analyzed.

[0052] Figure 4 is a cross-sectional view illustrating the structure of a sample prepared for the XRD analysis. As shown in Figure 4, the sample used for the analysis was a multilayer structure in which ten  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layers containing Ge at 20% and ten Si layers were alternately stacked one upon the other on a silicon substrate by a UHV-CVD process. The thickness of each of these layers was 10 nm. That is to say, these layers correspond to 10 cycles. A sample, which was prepared by implanting C ions into the sample shown in Figure 4 at a dose of about  $1 \times 10^{15} \text{ cm}^{-2}$  with an accelerating voltage of about 45 keV applied thereto, and another sample not implanted with the C ions were subjected to RTA at 950°C for 15 seconds.

[0053] As shown in Figure 1(b), the 0<sup>th</sup>-order peaks represents beams that have been reflected from the atomic faces themselves, while the 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup>-order peaks and so on represent the diffraction phenomenon of beams that have been reflected from the superlattice. The crystallinity of a sample can be evaluated based on the half widths of respective peaks and the frequency of appearance of higher-order peaks. In the XRD spectrum SX as-grown of the epitaxially grown but non-implanted or non-annealed sample shown in Figure 1(a), the half width of each peak is relatively small and higher-order (i.e., up to 3<sup>rd</sup>-order) peaks are observable clearly. In contrast, in the XRD spectrum SX non-impla. of the epitaxially grown and annealed but non-implanted sample, the half width of each peak is broader and the higher-order (i.e., third-order) peaks are barely observable. And in the XRD spectrum SX C+impla. of the epitaxially grown, implanted and annealed sample, the half width of each peak is relatively small and definite and yet the higher-order (up to third-order) peaks are observable very clearly.

[0054] Figure 2 illustrates, on a larger scale, por-

tions of the XRD spectra shown in Figure 1(a) around peaks (0) to analyze the shapes of the 0<sup>th</sup>-order peaks in further detail. As shown in Figure 2, in the XRD spectrum SX non-impla. of the non-C-ion-implanted but annealed sample, peak (0) has its shape rounded and its half width broadened as a result of annealing. Also, small peaks Poa and Pob observed on right- and left-hand sides of peak (0) in the spectrum SX as-grown have collapsed completely in the spectrum SX non-impla. That is to say, this result suggests that the crystallinity and interfacial definiteness of the  $\text{Si}/\text{Si}_{0.8}\text{Ge}_{0.2}$  superlattice have been damaged. On the other hand, in the XRD spectrum SX C+impla. of the C-ion-implanted and annealed sample, the half width of peak (0) is kept narrow and those small peaks Poa and Pob still exist on both sides of the 0<sup>th</sup>-order peak. This result tells us that the C-ion-implanted sample kept good crystallinity even after having been annealed.

[0055] Figure 3 illustrates concentrations of Ge in the respective superlattice samples to examine the stability of crystals that have been subjected to the RTA. In Figure 3, the concentration profile of Ge in the epitaxially grown but non-implanted or annealed sample is identified by the curve D as-grown. The concentration profile of Ge in the sample that was epitaxially grown, implanted with C ions and then subjected to RTA at 1000°C for 15 seconds is identified by the curve D C+impla. And the concentration profile of Ge in the sample that was epitaxially grown and then subjected to RTA at 1000°C for 15 seconds without being implanted with C ions is identified by the curve D non-impla. As shown in Figure 3, the Ge concentration is very high in the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layer and low in the Si layer during the epitaxy. However, if the non-C-ion-implanted sample is annealed, then the concentration profile D non-impla. becomes gentler. That is to say, it can be seen that a great number of Ge atoms have moved into the Si layers. In contrast, the concentration profile D C+impla. of the C-ion-implanted sample is less gentle than the curve D non-impla. even after annealing has been carried out. This result shows that a smaller number of Ge atoms have moved into the Si layers. It should be noted that the Ge concentration profiles shown in Figure 3 are gentler than the actual ones because there is a limit of measurement precision for every sample.

[0056] Taking all of these data shown in Figures 1(a), 2 and 3 into consideration, the following conclusion can be drawn. First, as for the non-C-ion-implanted sample, the thickness of the  $\text{Si}_{0.8}\text{Ge}_{0.2}$  layer was found increased by about 1.7 nm upward and downward. This increase was estimated based on a model where Ge atoms were supposed to be distributed over a region with a predetermined width around the interface. That is to say, as for the prior art semiconductor device including the  $\text{Si}/\text{SiGe}$  heterojunction, the results obtained were as if the width of the SiGe layer had apparently expanded due to the structural disorder of the  $\text{Si}/\text{SiGe}$  interface. However, since the number of Ge atoms can-

not have increased, there is no reason to think that the Si layer shrunk and the SiGe layer expanded. Rather, we should think that actually some structural disorder was brought about in the Si/SiGe interface by the movement and diffusion of Ge atoms. In contrast, if the sample had been implanted with C ions in advance, the crystallinity of the sample was found good. This is probably because the movement and diffusion of Ge atoms could be suppressed during the subsequent annealing process and there was not so much disorder in the SiGe interface thanks to the existence of C atoms.

[0057] Figures 5(a) and 5(b) illustrate how the interfacial structure changes through annealing for a sample not implanted with C ions and a sample implanted with C ions, respectively. As shown in Figure 5(a), if the sample is not implanted with C ions, then it is expected that a large number of Ge atoms would move, diffuse and segregate around the Si/SiO<sub>2</sub> interface located above as a result of annealing. In addition, in the sample not implanted with C ions, the composition thereof greatly changes locally around the interface and the Ge atoms and Si atoms (not shown) do not form crystal lattice but are arranged non-regularly in a disordered state. It is believed that the interface of such a sample becomes indefinite and more uneven for that reason. In contrast, in the sample that has been implanted with C ions, it is believed that the crystallinity thereof is kept good and the Si/SiGe interface is kept definite and relatively flat because the movement and diffusion of Ge atoms are suppressed as shown in Figure 5(b). It should be noted, however, that the illustration on the lower right corner of Figure 5(b) shows an ideal state. Thus, it is estimated that actually some structural disorder might be brought about in the interface even if the sample has been implanted with C ions. Also, we confirmed that the C atoms moved from the SiGe layer into the Si layer in the C-ion-implanted sample.

[0058] At present, it is not clear why the C ion implantation suppresses the movement and diffusion of Ge atoms. However, we can at least conclude that by taking advantage of such a phenomenon, the movement and diffusion of Ge atoms can be suppressed and the interface can be kept definite and planar even if a device including the Si/SiGe heterojunction is annealed to activate the dopant. In addition, since the movement and diffusion of Ge atoms are suppressed, the number of Ge atoms segregated at the Si/SiO<sub>2</sub> interface can also be minimized. Accordingly, if C ions are implanted after SiGe and Si layers have been stacked or if C atoms have been introduced in advance into the SiGe layer, then a semiconductor device including the Si/SiGe heterojunction can be fabricated by performing a smaller number of process steps with the gate electrode self-aligned with the source/drain regions.

[0059] Also, the movement and diffusion of Ge atoms in the SiGe layer can be suppressed even after the C atoms have moved into the Si layer. Thus, it can be seen that the structural disorder of the Si/SiGe inter-

face due to the movement and diffusion of Ge atoms is suppressible if the C atoms have been introduced in advance into at least the Si layer.

[0060] However, it is known that if a field effect transistor including the Si/SiGe heterojunction is fabricated by taking advantage of the Ge atom movement inhibiting function of C atoms, then the reliability of the gate insulating film, or a gate oxide film, in particular, of the field effect transistor declines because of the existence of the impurity. Thus, to ensure reliability for the gate insulating film, it is not preferable that various organic compounds of C, O and H are formed in the gate insulating film. Accordingly, in introducing C into the SiGe layer, measures should be taken to prevent C from adversely affecting the gate insulating film. Hereinafter, preferred embodiments of the present invention will be described based on the results of the foregoing experiments.

## 20 EMBODIMENT 1

[0061] Figure 6(a) is a cross-sectional view illustrating a structure of an HMOS transistor according to a first embodiment of the present invention. Figure 6(b) is a cross-sectional view illustrating a structure of a region R10a shown in Figure 6(a).

[0062] As shown in Figure 6(a), the HMOS transistor includes: Si substrate 101; p<sup>+</sup>-type polysilicon gate electrode 116; SiO<sub>2</sub> layer 117; intrinsic (i-) Si cap layer 142; lower Si cap layer 118 containing C; i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 (where 0 < y < 1, e.g., y = 0.2); source contact 151 connected to a source region 153; and drain contact 152 connected to a drain region 154. In Figure 6(a), the SiO<sub>2</sub>/Si interface and Si/Si<sub>1-y</sub>Ge<sub>y</sub> interfaces are identified by the reference numerals 135 and 136, respectively.

[0063] The basic structure of the HMOS transistor shown in Figures 6(a) and 6(b) is the same as that of the HMOS transistor according to the first prior art example shown in Figures 13(a) and 13(b). Thus, in the following description, the features of the transistor according to this embodiment will be mainly detailed.

[0064] According to the first embodiment, the thickness of the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 is set equal to or less than the critical thickness thereof. Thus, the layers 118 and 119 are in an equilibrium state with their crystallinity maintained and the mobility of carriers (holes) has been changed due to a compressive strain applied. As described above, to attain conductivity superior to that of a homojunction transistor formed on an Si substrate, the interface should be kept definite and planar. Thus, to suppress the movement and diffusion of Ge atoms and segregation of Ge atoms in a region just under the gate oxide film, the lower Si cap layer 118 containing C is provided over the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119. In this case, the concentration of C to be doped should not be high enough to adversely affect the characteristics of the transistor or the band structure thereof, e.g., about 1%

or less. With C contained, the interface can always be kept definite and planar throughout the process steps of stacking the respective layers and the annealing process to activate the dopant.

[0065] Thus, as shown in Figure 6(b), the holes can be confined in a heterobarrier by utilizing the offset at the valence band. Accordingly, the Si/Si<sub>1-y</sub>Ge<sub>y</sub> heterojunction device is applicable as a heterojunction PMOS-FET. When a negative voltage is applied to the gate electrode 116, the polarity of the regions surrounding the Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 136 is inverted, thus forming a p-channel, where positive carriers (holes) are confined, in the Si<sub>1-y</sub>Ge<sub>y</sub> layer 119. As a result, those carriers move at a high velocity from the source 153 toward the drain region 154. According to this embodiment, since the Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 136 is planar, the p-channel is formed along the planar Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 136, and therefore, the carriers can move at an even higher velocity.

[0066] Next, a method for fabricating the HMOS-FET according to the first embodiment will be described with reference to Figures 7(a) through 7(d). As described above, if C exists in the Si/SiO<sub>2</sub> interface 135, then the reliability of the gate insulating film might be risked. Thus, according to this embodiment, the i-Si cap layer 142 not containing C is formed on the lower i-Si cap layer 118 containing C. And a gate oxide film is formed by getting the i-Si cap layer 142 eroded with oxygen (i.e., by an oxidation process).

[0067] First, in the process step shown in Figure 7(a), the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 is epitaxially grown on the Si substrate 101.

[0068] Next, in the process step shown in Figure 7(b), the lower Si cap layer 118 containing C and i-Si cap layer 142 not containing C are stacked in this order on the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119. C may be introduced into the lower Si cap layer 118 by ion implantation, CVD, UHV-CVD or MBE. If the ion implantation method is adopted, the C ion implantation may be performed in the middle of the process step shown in Figure 7(b), i.e., after the lower Si cap layer 118 has been formed and before the i-Si cap layer 142 is formed.

[0069] Then, in the process step shown in Figure 7(c), the i-Si cap layer 142 is oxidized, thereby forming the SiO<sub>2</sub> film 117 to be the gate oxide film. In this process step, the oxidation may be stopped at about 750°C just before the Si/SiO<sub>2</sub> interface 135 reaches the lower Si cap layer 118 containing C while taking the diffusion rate of C and oxidation rate of Si into account.

[0070] Subsequently, in the process step shown in Figure 7(d), a p<sup>+</sup>-type polysilicon film is deposited and then patterned, thereby forming the gate electrode 116. Although the illustration of subsequent process steps is omitted, carrier dopant ions (e.g., boron fluoride (BF<sub>3</sub>) ions in this embodiment) are implanted into the substrate from above the gate electrode as in the ordinary MOS transistor fabrication process. In this manner, the source/drain regions 153, 154 are defined to be self-

aligned with the gate electrode 116 (see Figure 6(a)). Furthermore, a metal film is deposited over the substrate and then patterned, thereby forming the source/drain contacts 151, 152.

[0071] According to the method of the first embodiment, by adopting the process steps shown in Figures 7(a) through 7(d), the movement and diffusion of Ge atoms around the Si/Si<sub>1-y</sub>Ge<sub>y</sub> interface 136 is suppressible thanks to the Ge atom movement inhibiting function of C. As a result, the interface can be kept definite and planar and various adverse effects, such as decline in reliability resulting from the segregation of Ge atoms around the SiO<sub>2</sub> film 117 during the formation of the gate oxide film, can be eliminated.

[0072] As described above, C may be introduced into the lower Si cap layer 118 by ion implantation with low implant energy, CVD using methyl silane (SiH<sub>3</sub>CH<sub>3</sub>), UHV-CVD or MBE. When the ion implantation process is adopted, a certain quantity of C is implanted into the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119, too. In contrast, if the CVD, UHV-CVD or MBE process is adopted, then C can be introduced into only the lower Si cap layer 118. It should be noted, however, that C may be introduced into the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 even if the CVD, UHV-CVD or MBE process is adopted.

[0073] The dose of C to be introduced into the lower Si cap layer 118 may be large to suppress the movement and diffusion of Ge atoms. Actually, though, it is known that once the concentration of C exceeds 1%, the crystal structures of Si and SiGe layers are adversely affected. Thus, to make the semiconductor device with the Si/SiGe heterojunction operate normally, the concentration of C is preferably 1% or less.

## EMBODIMENT 2

[0074] Figure 8 is a cross-sectional view illustrating part of a semiconductor device according to a second embodiment of the present invention. Figure 8 illustrates a vertical cross section of a region R20b including gate electrode, gate insulating film and channel shown in Figure 9(b), which is a multilayer structure applicable to both PMOS and NMOS transistor according to the second prior art example shown in Figure 14(a). On the left-hand side of Figure 8, shown is a valence band corresponding to a negative gate bias voltage applied. On the right-hand side of Figure 8, shown is a conduction band corresponding to a positive gate bias voltage applied.

[0075] As shown in Figures 8, 9(a) and 9(b), Si<sub>1-x</sub>Ge<sub>x</sub> buffer layer 123, i-Si<sub>1-x</sub>Ge<sub>x</sub> spacer layer 121,  $\delta$ -doped layer 122, i-Si layer 120 containing C, i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 (where 0 < y < 1, e.g., y = 0.2), lower Si cap layer 118 containing C, i-Si cap layer 142, SiO<sub>2</sub> layer 117 functioning as a gate insulating film and polysilicon gate electrode 116 are stacked in this order. Also, SiO<sub>2</sub>/Si interface and first, second and third interfaces are identified by the reference numerals 135, 137, 138 and 139.

respectively. Furthermore, in Figure 8, Ge, C and dopant atoms are identified by the reference numerals 106, 107 and 143, respectively.

[0076] According to this embodiment, an HCMOS device is made up of n- and p-channel MOS transistors each including the  $\text{Si}_{1-y}\text{Ge}_y$  layer 119 as in the second prior art example. Also, according to this embodiment, superior conductivity is attainable compared to a homo-junction transistor formed on an Si substrate. In addition, since the n- and p-channel MOS transistors are formed using a common multilayer structure, the fabrication process thereof is simplified.

[0077] As shown in Figures 8, 9(a) and 9(b), strain can be relaxed by the  $\text{Si}_{1-x}\text{Ge}_x$  (where  $0 < x < 1$ , e.g.,  $x=0.3$ ) buffer layer 123, on which the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121 is formed. The  $\delta$ -doped layer 122 for supplying carriers to the n-channel is defined within the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121. The  $\text{i-Si}$  layer 120 to which a tensile strain is applied, the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119 (where  $y=0.2$ ) of which the strain has been relaxed, and the  $\text{i-Si}$  cap layer 118 to which a tensile strain is applied, are stacked one upon the other on the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121. On the  $\text{i-Si}$  cap layer 118, the  $\text{SiO}_2$  layer 117 as the gate oxide film and the gate electrode 116 are formed in this order via the  $\text{i-Si}$  cap layer 142 interposed therebetween.

[0078] On the left-hand side of Figure 8, shown is a valence band appearing when a negative gate bias voltage is applied to the multi-layered transistor shown in the center of Figure 8 to make the transistor operate as PMOSFET. On the right-hand side of Figure 8, shown is a conduction band appearing when a positive gate bias voltage is applied to the multilayered transistor to make the transistor operate as NMOSFET. That is to say, one of the transistors can be operated as PMOSFET and the other as NMOSFET by using the same multilayer structure.

[0079] To make the portion shown in the center of Figure 8 operate as PMOSFET, holes are confined in the p-channel by utilizing the offset at the valence band in the first interface 137 between the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119 and the  $\text{i-Si}$  cap layer 118. And a negative gate bias voltage is applied to the gate electrode 116, thereby making the holes move. In this case, if the magnitude of the strain is adjusted by changing the Ge mole fraction in the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119, then the band offset at the first interface 137 is controllable.

[0080] To make the portion shown in the center of Figure 8 operate as NMOSFET, electrons are confined in the n-channel by utilizing the offset at the conduction band in the third interface 139 between the  $\text{i-Si}$  layer 120 and the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121. And a positive gate bias voltage is applied to the gate electrode 116, thereby making the electrons move. Unlike the PMOSFET, the n-channel is formed within the Si layer 120. In this case, if the magnitude of the strain is adjusted in the same way as the PMOSFET, then the band offset is also controllable.

[0081] Figure 9(a) and 9(b) are cross-sectional views illustrating part of a semiconductor device fabrication process according to the second embodiment. In the second embodiment, the same process steps as those of the second prior art example may be performed to form a portion under the channel.

[0082] First, in the process step shown in Figure 9(a), the  $\text{Si}_{1-x}\text{Ge}_x$  (where  $x=0.3$ ) buffer layer 123 and  $\text{i-Si}_{1-x}\text{Ge}_x$  (where  $x=0.3$ ) spacer layer 121 are formed in this order on an Si substrate (not shown). The  $\delta$ -doped layer 122 is formed in the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121 by locally introducing dopant ions into the layer 121 during the epitaxial growth thereof. Then, the  $\text{i-Si}$  layer 120, which contains C and to which a tensile strain is applied, the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119 (where  $y=0.2$ ) of which the strain has been relaxed, and the lower Si cap layer 118, which contains C and to which a tensile strain is applied, are stacked one upon the other on the  $\text{i-Si}_{1-x}\text{Ge}_x$  spacer layer 121. As in the first embodiment, C may be introduced into the  $\text{i-Si}$  layer 120 and lower Si layer 118 by ion implantation, CVD, UHV-CVD or MBE. When the ion implantation method is adopted, C may be implanted into the  $\text{i-Si}$  layer 120 with low implant energy applied just after the  $\text{i-Si}$  layer 120 has been formed. Alternatively, C may be implanted after the  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119 and the lower Si cap layer 118 have been formed on the  $\text{i-Si}$  layer 120 such that C is contained in all of the  $\text{i-Si}$  layer 120,  $\text{i-Si}_{1-y}\text{Ge}_y$  layer 119 and lower Si cap layer 118. In such a case, the implantation process may be performed just once. If the CVD process is adopted, then a gas containing methyl silane ( $\text{SiH}_3\text{CH}_3$ ) may be used.

[0083] Then, in the process step shown in Figure 9(b), the  $\text{i-Si}$  cap layer 142 is oxidized, thereby forming the  $\text{SiO}_2$  film 117 to be the gate oxide film. In this process step, the oxidation may be stopped at about  $750^\circ\text{C}$  just before the  $\text{Si/SiO}_2$  interface 135 reaches the lower Si cap layer 118 containing C while taking the diffusion rate of C and oxidation rate of Si into account.

[0084] Thereafter, a  $p^+$ -type polysilicon film is deposited and then patterned, thereby forming the gate electrode 116. Although the illustration of subsequent process steps is omitted, carrier dopant ions (e.g., boron fluoride ( $\text{BF}_2^+$ ) ions in this embodiment) are implanted into the substrate from above the gate electrode as in the ordinary MOS transistor fabrication process. In this manner, the source/drain regions 153, 154 are defined to be self-aligned with the gate electrode 116 (see Figure 6(a)). Furthermore, a metal film is deposited over the substrate and then patterned, thereby forming the source/drain contacts 151, 152.

[0085] According to the second embodiment, the  $\text{i-Si}$  layer 120 and the lower Si cap layer 118 are doped with C unlike the second prior art example. Thus, neither structural disorder nor lattice defects are brought about in the interfaces 137, 138 and 139 because the movement and diffusion of Ge atoms are suppressed. In addition, the reliability of the gate insulating film is not

risked by the segregation of the Ge atoms 106 to the Si/SiO<sub>2</sub> interface 135.

[0086] Moreover, in the semiconductor device according to the second embodiment where the Si/SiGe heterojunctions are used, the same multilayer structure can be selectively used as NMOSFET or PMOSFET by changing the direction of the gate bias voltage. Accordingly, an HCMOS device with excellent conductivity can be obtained through relatively simple process steps if a single multilayer structure is separated and isolated via the STI to define separate source/drain regions and gate electrode.

[0087] The preferable range of the C concentration is as described in the first embodiment.

#### EMBODIMENT 3

[0088] Figure 10 is a cross-sectional view illustrating part of a semiconductor device (or HMOS transistor) according to a third embodiment of the present invention, in which C contained in the Si layer above the Si/SiGe interface has a concentration gradient. The cross section illustrated in Figure 10 corresponds to the region R10a shown in Figure 6(a).

[0089] As shown in Figure 10, the HMOS transistor includes: Si substrate 101; p<sup>+</sup>-type polysilicon gate electrode 116; SiO<sub>2</sub> layer 117; intrinsic (i-) Si cap layer 142; lower Si layer 118 containing C with a concentration gradient; and i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 (where 0<y<1, e.g., y=0.2). In Figure 10, the SiO<sub>2</sub>/Si interface and Si/Si<sub>1-y</sub>Ge<sub>y</sub> interfaces are identified by the reference numerals 135 and 136, respectively.

[0090] The HMOS transistor according to the third embodiment has substantially the same structure as that of the HMOS transistor shown in Figures 6(a) and 6(b). In the HMOS transistor of the third embodiment, C contained in the lower Si cap layer 118 has a concentration gradient as shown on the right-hand side of Figure 10. Specifically, the C concentration in the lower Si cap layer 118 is maximum around the Si/SiGe interface 136, decreases monotonically from the interface 136 toward the i-Si cap layer 142 and finally reaches substantially zero at the interface between the lower Si cap layer 118 and i-Si cap layer 142.

[0091] Such a concentration profile of C can be obtained by gradually decreasing the content of carbon-forming gas in the source gases when the lower Si cap layer 118 is formed by CVD, UHV-CVD or MBE process.

[0092] According to the third embodiment, the same effects as those of the first embodiment are also attainable. In addition, since the C concentration is almost zero at the interface between the lower Si cap layer 118 and the i-Si cap layer 142, it is possible to prevent the C atoms from reaching the SiO<sub>2</sub> layer 117. Accordingly, decline in reliability of the SiO<sub>2</sub> layer 117 and decrease in carrier mobility, which results from the formation of interface levels, can be both prevented.

#### EMBODIMENT 4

[0093] Figure 11 is a cross-sectional view illustrating part of a semiconductor device (i.e., HCMOS device) according to a fourth embodiment of the present invention. In the device according to the fourth embodiment, both the Si layers 118 and 120 above the two Si/SiGe interfaces 137 and 139 have graded C concentration profiles. Figure 11 corresponds to the region R20b according to the second embodiment shown in Figure 8 but illustrates a larger region covering the gate electrode and buffer layer.

[0094] As shown in Figure 11, the Si<sub>1-x</sub>Ge<sub>x</sub> (where x=0.3) buffer layer 123 of which the strain has been relaxed, i-Si<sub>1-x</sub>Ge<sub>x</sub> spacer layer 121, δ-doped layer 122, i-Si layer 120 containing C with a graded concentration profile, i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 (where 0<y<1) containing Ge with a graded concentration profile, lower Si cap layer 118 containing C with a graded concentration profile, i-Si cap layer 142, SiO<sub>2</sub> layer 117 functioning as a gate insulating film and polysilicon gate electrode 116 are stacked in this order. Also, the SiO<sub>2</sub>/Si interface and first, second and third interfaces are identified by the reference numerals 135, 137, 138 and 139, respectively. Furthermore, in Figure 11, Ge, C and dopant atoms are identified by the reference numerals 106, 107 and 143, respectively.

[0095] According to this embodiment, an HCMOS device is made up of n- and p-channel MOS transistors each including the Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 as in the second prior art example. Also, according to this embodiment, superior conductivity is attainable compared to a homojunction transistor formed on an Si substrate. In addition, since the n- and p-channel MOS transistors are formed using a common multilayer structure, the fabrication process thereof is simplified.

[0096] The HCMOS device according to the fourth embodiment has substantially the same structure as, but different in some respect from, the HCMOS device according to the second embodiment shown in Figure 8. Hereinafter, these respects will be described with reference to Figures 12(a) and 12(b).

[0097] Firstly, the C concentration in the lower Si cap layer 118 is maximum around the Si/SiGe interface 137, decreases monotonically from the Si/SiGe interface 137 toward the i-Si cap layer 142 and finally reaches substantially zero at the interface between the lower Si cap layer 118 and i-Si cap layer 142. As in the third embodiment, if the concentration of C has such a profile, then adverse effects of C on the SiO<sub>2</sub> layer 117 can be avoided substantially.

[0098] Secondly, the Ge content in the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 increases from the second to first interface 138 to 137. As shown in Figure 12(a), if the Ge content in the i-Si<sub>1-y</sub>Ge<sub>y</sub> layer 119 is graded, then the energy level E<sub>v</sub> at the edge of the valence band can be modified and the depth of the p-channel formed in the first interface 137 for confining holes therein can be

adjusted, thus making the threshold voltage of the PMOSFET freely controllable. In such a case, the characteristic value of the PMOSFET can be optimized because the characteristics of the NMOSFET are not affected at all. In addition, since holes can be confined more efficiently, the number of carriers flowing into a parasitic channel formed around the Si/SiO<sub>2</sub> interface 135 can be reduced and the mobility thereof can be increased.

[0099] Thirdly, the concentration of C in the i-Si layer 120 has such a profile as gradually decreasing from the third toward the second interface 139 to 138. With such a C concentration profile, when a positive voltage is applied to the gate electrode 116, an n-channel is formed in the i-Si layer 120 at a location closer to the SiGe spacer layer 121 that has been delta-doped with the dopant atoms 143. Thus, carriers can be created more efficiently, the driving power of the NMOSFET can be increased and the threshold voltage of the NMOSFET can be regulated. These effects will be detailed with reference to Figure 12(b).

[0100] In general, if an Si layer containing C is grown on a (001) plane of a silicon substrate, then tensile strain is caused because C is contained in the Si layer. Supposing the concentration of C is represented by  $t\%$ , the strain has a magnitude of  $0.35t$ . According to the computations carried out by the present inventors, the energy level  $E_c$  at the edge of the conduction band of Si containing C shifts from that of Si not containing C toward the valence band by  $-4.9t$  (eV). In response, the energy level  $E_v$  at the edge of the valence band shifts toward the conduction band by  $-1.5t$  (eV). In the Si layer containing C at a variable mole fraction, if the concentration  $t$  is changed from 0.03% to 0%, for example, then the energy level  $E_v$  at the edge of the valence band shifts toward the conduction band by about 45 meV.

[0101] In the PMOSFET according to the fourth embodiment, the i-Si layer 120 containing C is formed on the Si<sub>1-x</sub>Ge<sub>x</sub> layer with a relaxed strain and a tensile strain is applied to the i-Si layer 120. Accordingly, the band structure of the i-Si layer 120 receiving the tensile strain also changes similarly, although the change of band structure depends on the Ge content in the underlying Si<sub>1-x</sub>Ge<sub>x</sub> layer (i.e., the i-Si<sub>1-x</sub>Ge<sub>x</sub> spacer layer 121 in this case).

[0102] That is to say, by changing, or increasing and decreasing, the C concentration, the energy level  $E_c$  at the edge of the conduction band around the n-channel is controllable. In this manner, the threshold voltage of the NMOSFET can be controlled more freely without affecting the characteristics of the PMOSFET at all.

[0103] Such a concentration profile of C can be obtained by gradually decreasing the content of carbon-forming gas in the source gases when the lower Si cap layer 118 and i-Si layer 120 are formed by CVD, UHV-CVD or MBE process.

[0104] In the foregoing embodiment, both of the C

concentration profiles in the lower Si cap layer 118 and the i-Si layer 120 are graded. Alternatively, only one of these C concentration profiles may be graded, while the other may be substantially uniform.

## Claims

1. A semiconductor device comprising:
  - a semiconductor substrate;
  - a first semiconductor layer, which is formed within the semiconductor substrate and is made of mixed crystals of multiple elements; and
  - a second semiconductor layer, which is formed within the semiconductor substrate to be in contact with the first semiconductor layer and contains an inhibitor for suppressing movement of at least one of the constituent elements of the first semiconductor layer,
 wherein the semiconductor device functions as a device using a heterojunction formed between the first and second semiconductor layers.
2. The device of Claim 1, wherein the first semiconductor layer is made of Si<sub>1-y</sub>Ge<sub>y</sub>, where  $0 < y < 1$ , the second semiconductor layer is made of Si, and the inhibitor is C.
3. The device of Claim 2, wherein the concentration of C is 1% or less.
4. The device of Claim 2, wherein the Si layer is located closer to the surface of the semiconductor substrate than the Si<sub>1-y</sub>Ge<sub>y</sub> layer is, and wherein a concentration of C in the Si layer has such a profile as decreasing from the Si<sub>1-y</sub>Ge<sub>y</sub> layer toward the surface of the semiconductor substrate.
5. The device of Claim 2, wherein the Si<sub>1-y</sub>Ge<sub>y</sub> layer has a thickness equal to or smaller than its critical thickness, and receives a compressive strain.
6. The device of Claim 2, which is a field effect transistor further comprising:
  - a gate electrode formed on the semiconductor substrate; and
  - a channel formed in the Si layer under the gate electrode.
7. The device of Claim 6, further comprising a gate insulating film interposed between the gate electrode and the Si layer.
8. The device of Claim 7, further comprising an intrinsic



- sic Si layer interposed between the Si layer and the gate insulating film.
9. The device of Claim 6, wherein the Si layer is located closer to the surface of the semiconductor substrate than the  $\text{Si}_{1-y}\text{Ge}_y$  layer is, and wherein a concentration of C in the Si layer has such a profile as decreasing from the  $\text{Si}_{1-y}\text{Ge}_y$  layer toward the surface of the semiconductor substrate.
10. The device of Claim 2, wherein the Si layer is located closer to the surface of the semiconductor substrate than the  $\text{Si}_{1-y}\text{Ge}_y$  layer is, and wherein the device further comprises:
- a second Si layer, which is formed under the  $\text{Si}_{1-y}\text{Ge}_y$  layer and contains C;
  - an  $\text{Si}_{1-x}\text{Ge}_x$  layer formed under the second Si layer, where  $0 < x < 1$ ; and
  - a  $\delta$ -doped layer, which is formed within the  $\text{Si}_{1-x}\text{Ge}_x$  layer in a region thereof closer to the second Si layer and contains a high-concentration carrier dopant, and
- wherein the semiconductor device is a CMOS device including:
- a p-channel field effect transistor, which includes a gate electrode and a p-channel, the gate electrode being formed on the semiconductor substrate, the p-channel being defined in the  $\text{Si}_{1-x}\text{Ge}_x$  layer under the gate electrode; and
  - an n-channel field effect transistor, which includes a gate electrode and an n-channel, the gate electrode being formed on the semiconductor substrate, the n-channel being defined in the Si layer under the gate electrode.
11. The device of Claim 10, wherein the Si and second Si layers receive a tensile strain, and wherein a strain applied to the  $\text{Si}_{1-x}\text{Ge}_x$  layer has been relaxed.
12. The device of Claim 10, further comprising gate insulating films formed between the gate electrodes of the p- and n-channel field effect transistors and the Si layer, respectively.
13. The device of Claim 12, further comprising intrinsic Si layers formed between the gate insulating films of the p- and n-channel field effect transistors and the Si layer, respectively.
14. The device of Claim 12, wherein a concentration of C in the Si layer has such a profile as decreasing from the  $\text{Si}_{1-y}\text{Ge}_y$  layer toward the surface of the semiconductor substrate.
15. The device of Claim 10, wherein a concentration of C in the second Si layer has such a profile as decreasing from the  $\text{Si}_{1-x}\text{Ge}_x$  layer toward the  $\text{Si}_{1-y}\text{Ge}_y$  layer.
16. The device of Claim 10, wherein a content of Ge in the  $\text{Si}_{1-y}\text{Ge}_y$  layer increases from the second Si layer toward the Si layer.
17. A method for fabricating a semiconductor device, comprising the steps of:
- a) forming a first semiconductor layer, which is made of mixed crystals of multiple elements, on a substrate;
  - b) forming a second semiconductor layer on the first semiconductor layer; and
  - c) doping the first and second semiconductor layers with an inhibitor by implanting ions of the inhibitor thereto, the inhibitor suppressing movement of at least one of the constituent elements of the first semiconductor layer, wherein the step c) is performed after the step b) has been performed, and wherein the semiconductor device functions as a device using a heterojunction formed between the first and second semiconductor layers.
18. The method of Claim 17, wherein the first semiconductor layer is made of  $\text{Si}_{1-y}\text{Ge}_y$ , where  $0 < y < 1$ , the second semiconductor layer is made of Si, and the inhibitor is C.
19. The method of Claim 18, further comprising the steps of:
- forming an intrinsic Si layer on the Si layer after the step b) has been performed and before the step c) is performed; and
  - forming an oxide film substantially reaching the Si layer by oxidizing the intrinsic Si layer after the step c) has been performed.
20. A method for fabricating a semiconductor device, comprising the steps of:
- a) forming a first semiconductor layer, which is made of mixed crystals of multiple elements, on a substrate; and
  - b) forming a second semiconductor layer, which contains an inhibitor, on the first semiconductor layer such that the concentration of the inhibitor in the second semiconductor layer decreases upward, the inhibitor suppressing movement of at least one of the constituent elements of the first semiconductor layer, wherein the semiconductor device functions as

a device using a heterojunction formed between the first and second semiconductor layers.

21. The method of Claim 20, wherein in the step b), 5  
CVD, UHV-CVD or MBE process is performed.

22. The method of Claim 20 or 21, wherein the first  
semiconductor layer is made of  $\text{Si}_{1-y}\text{Ge}_y$ , where  
 $0 < y < 1$ , the second semiconductor layer is made of 10  
Si, and the inhibitor is C.

23. The method of Claim 22, further comprising the  
steps of:

15  
forming an intrinsic Si layer on the Si layer after  
the step b) has been performed; and  
forming an oxide film substantially reaching the  
Si layer by oxidizing the intrinsic Si layer.

20

25

30

35

40

45

50

55



Fig. 1(a)




Fig. 1(b)




Fig. 2




Fig. 3





Fig. 4







Fig. 6(a)




Fig. 6(b)




Fig. 7(a)




Fig. 7(b)




Fig. 7(c)




Fig. 7(d)





Fig. 8








Fig. 9(b)

Fig. 9(a)

Fig. 10




Fig. 11




Fig. 12(a)

Negative  
Gate Bias








Fig. 12(b)

Positive  
Gate Bias









(11) **EP 1 020 900 A3**

## (12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
20.09.2000 Bulletin 2000/38

(51) Int. Cl.<sup>7</sup>: H01L 29/165, H01L 29/167,  
H01L 21/04, H01L 21/265

(43) Date of publication A2:  
19.07.2000 Bulletin 2000/29

(21) Application number: 00100592.5

(22) Date of filing: 12.01.2000

**(84) Designated Contracting States:**  
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU**  
**MC NL PT SE**  
**Designated Extension States:**  
**AL LT LV MK RO SI**

- Kubo, Minoru  
Nabari-shi, Mie 518-0641 (JP)
- Ohnaka, Kiyoshi  
Sakai-shi, Osaka 590-0151 (JP)
- Asai, Akira  
Osaka-shi, Osaka 543-0001 (JP)
- Katayama, Koji  
Nara-shi, Nara 631-0817 (JP)

(30) Priority: 14.01.1999 JP 764199

(71) Applicant:  
Matsushita Electric Industrial Co., Ltd.  
Kadoma-shi, Osaka 571-8501 (JP)


**(74) Representative:**  
**Grünecker, Kinkeldey,**  
**Stockmair & Schwanhäusser**  
**Anwaltssozietät**  
**Maximilianstrasse 58**  
**80538 München (DE)**

(72) Inventors:  
• Yuki, Koichiro  
Neyagawa-shi, Osaka 572-0085 (JP)  
• Saitoh, Tohru  
Settsu-shi, Osaka 566-0065 (JP)

**(54) Semiconductor device and method for fabricating the same**

(57) An  $\text{Si}_{1-y}\text{Ge}_y$  layer (where  $0 < y < 1$ ), an Si layer containing C, a gate insulating film and a gate electrode are formed in this order on a semiconductor substrate. An Si/SiGe heterojunction is formed between the Si and  $\text{Si}_{1-y}\text{Ge}_y$  layers. Since C is contained in the Si layer, movement, diffusion and segregation of Ge atoms in the  $\text{Si}_{1-y}\text{Ge}_y$  layer can be suppressed. As a result, the Si/ $\text{Si}_{1-y}\text{Ge}_y$  interface can have its structural disorder eased and can be kept definite and planar. Thus, the

mobility of carriers moving along the interface in the channel can be increased. That is to say, the thermal budget of the semiconductor device during annealing can be improved. Also, by grading the concentration profile of C, the diffusion of C into the gate insulating film can be suppressed and decline in reliability can be prevented.





European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number  
EP 00 10 0592

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
D,Y	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 07, 31 March 1999 (1999-03-31) & JP 03 003366 A (INTERNATL BUSINESS MACH CORP &LT;IBM&GT;), 9 January 1991 (1991-01-09) * abstract *	1-23	H01L29/165 H01L29/167 H01L21/04 H01L21/265
D,Y	EP 0 683 522 A (IBM) 22 November 1995 (1995-11-22) & JP 07 321222 A * the whole document *	1-23	
Y	OSTEN H J ET AL: "CARBON-CONTAINING GROUP IV HETEROSTRUCTURE ON SI: PROPERTIES AND DEVICE APPLICATIONS" THIN SOLID FILMS,CH,ELSEVIER-SEQUOIA S.A. LAUSANNE, vol. 321, 26 May 1998 (1998-05-26), pages 11-14, XP000667859 ISSN: 0040-6090 * the whole document *	1-23	
Y	LANZEROTTI L D ET AL: "SUPPRESSION OF BORON OUTDIFFUSION IN SIGE HBTS BY CARBON INCORPORATION" INTERNATIONAL ELECTRON DEVICES MEETING (IEDM),US,NEW YORK, IEEE, 8 December 1996 (1996-12-08), pages 249-252, XP000753756 ISBN: 0-7803-3394-2 * abstract *	1-23	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H01L
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
MUNICH	17 July 2000	Wolff, G	
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 00 10 0592

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (m.C.L.7)
Y	CROKE E T ET AL.: "Stabilizing the Surface Morphology of Si <sub>1-x</sub> y <sub>6</sub> Ge <sub>4</sub> Cy/Si heterostructures grown by Molecular Beam Epitaxy through the use of a Silicon Carbide source" JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY B, vol. 16, no. 4, 1998, pages 1937-1942, XP000916600 * page 1937 - page 1938 *	1-23	
A	NESTING D C ET AL.: "The application of Novel Chemical Precursors for the Preparation of Si-Ge-C Heterostructures and Superlattices" MATERIALS RESEARCH SOCIETY SYMPOSIUM PROCEEDINGS, vol. 533, 1998, pages 281-286, XP000916598 * abstract *	20-23	
A	PEREZ-RODRIGUEZ A ET AL: "Ion beam synthesis and recrystallization of amorphous SiGe/SiC structures" NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, SECTION - B: BEAM INTERACTIONS WITH MATERIALS AND ATOMS, NL, NORTH-HOLLAND PUBLISHING COMPANY, AMSTERDAM, vol. 120, no. 1-4, 1 December 1996 (1996-12-01), pages 151-155, XP004065671 ISSN: 0168-583X * abstract *	1-23	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (m.C.L.7)
Place of search MUNICH		Date of completion of the search 17 July 2000	Examiner Wolff, G
<p><b>CATEGORY OF CITED DOCUMENTS</b></p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons &amp; : member of the same patent family, corresponding document</p>			

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 10 0592

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

17-07-2000

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 03003366 A	09-01-1991	US 5019882 A	28-05-1991
		CA 1298670 A	07-04-1992
		EP 0397987 A	22-11-1990
		JP 2528537 B	28-08-1996
EP 0683522 A	22-11-1995	US 5534713 A	09-07-1996
		JP 2994227 B	27-12-1999
		JP 7321222 A	08-12-1995